NEW Filter our 213 articles by market or company:
• IBM, STM, Hitachi, Leti, Soitec on FD-SOI
• Special supplement: SOI Industry Consortium
• Medical apps: KEK, Hitachi, UCL, Nanosens
• IEEE fellows, Industry Buzz and more

New Executive Director, Horacio Mendez, Also Named

Download this press release
in pdf format
BOSTON, MASS., January 15, 2008 – The SOI Industry Consortium, aimed at accelerating silicon-on-insulator (SOI) innovation into broad markets, announced today its first board of directors’ election results. At the same time the board named Horacio Mendez as the executive director of the newly formed organization.
Horacio Mendez has over 20 years of experience in the semiconductor industry. He was most recently the Director of New Product Development at Freescale Semiconductor where he was responsible for integrating SOI process technology and product design into solutions for the networking and computing microprocessor markets. He has driven the adoption and commercialization of multiple generations of products based on SOI technologies, while working closely with major OEMs.
In his role as the executive director, Mendez will manage the daily operations of the SOI Industry Consortium, ensuring the organization is focused on its vision, goals and commitment to deliver value to its members and the industry.
Technology leaders with a broad depth of industry experience and expertise comprise the SOI Industry Consortium Board of Directors. Working together with the Chair, the Treasurer and the Director, they will manage the strategic decisions of the Consortium, determine the broad lines of the organization’s activities and monitor implementation.
The SOI Industry Consortium Board consists of nine directors elected annually by the voting members. For the first year, the Chair and the Treasurer were elected by a majority of the Charter members prior to the consortium’s official launch on October 8, 2007.
The newly elected Board of Directors announced today includes:
• Udo Nothelfer, AMD (VP Fab 36)
• Tom Lantzch, ARM (VP Marketing PIPD Division; and Consortium Treasurer)
• Kevin Meyer, Chartered Semiconductor Manufacturing Ltd (VP Industry Marketing & Platform Alliances)
• Dirk Wristers, Freescale Semiconductor (Director, Process Technology R&D)
• Mark Ireland, IBM (VP Common Platform)
• André-Jacques Auberton-Hervé, Soitec (CEO and President; and Consortium Chair)
• Joel Hartmann, STMicroelectronics (Crolles2 Alliance Director)
• Ken Weng, TSMC (Deputy Director of SOI Design)
• Shieh-Wei Sun, UMC (COO)
About the SOI Industry Consortium:
The SOI Industry Consortium is chartered with accelerating silicon-on-insulator (SOI) innovation into broad markets by promoting the benefits of SOI technology and reducing the barriers to adoption. Representing leaders spanning the entire electronics industry infrastructure, SOI Industry Consortium charter members include: AMD, ARM, Cadence Design Systems, CEA-Léti, Chartered Semiconductor Manufacturing Ltd, Freescale Semiconductor, IBM, Innovative Silicon, KLA-Tencor, Lam Research, NXP, Samsung, Semico, Soitec, SEH Europe, STMicroelectronics, Synopsys, TSMC and UMC. Membership is open to all companies and institutions throughout the electronics industry.
Safe Harbor:
The views and opinions expressed by the SOI Industry Consortium through officers in the SOI Industry Consortium or in this presentation or other communication vehicles are not necessarily representative of the views and opinions of individual members. Officers of the SOI Industry Consortium speaking on behalf of the Consortium should not be considered to be speaking for the member company or companies they are associated with, but rather as representing the views of the SOI Industry Consortium. Views and opinions are also subject to change without notice, and the SOI Industry Consortium assumes no obligation to update the information in this communication or accompanying discussions.
Share this press release
• White paper on Silicon On Insulator (SOI) implementation [Infotech Enterprises Ltd.]
• Roadmap for nanometer ultra-low-power digital circuits based on sub/near-threshold CMOS logic [UC Louvain]
texte [Chipestimate.tv]
[by Harry Gries, ASIC Methodology and EDA Technology Consultant]