A spokesperson for the newly-named Novati Technologies fab in Austin, TX says that in addition to silicon, they will be supporting various substrates including: SOI, quartz, glass, etc. The facility, which was formerly owned by SVTC, was recently acquired by 3D-IC specialists Tezzaron Semiconductor.
The principle of the method used for achieving a high stress in silicon: Firstly, the forces act in all directions in the silicon layer. If small parts of the layer are then etched away to create a thin wire, the forces act along the wires so that a high stress is created within them.
The CEO of TowerJazz recently told analysts that in 2012, the company saw “a large amount of SOI design activity”, which he says will fuel revenue growth in 2013. Smart phone antenna switches that handle 8 to 14 different bands are moving from gallium arsenide to SOI, he explained.
As noted in ASN last year, the multi-core CPU in Nintendo’s new Wii U, which hit the shelves in November 2012, is fabbed by IBM on 45nm SOI.
If you want to cut through the noise surrounding the choices for 28nm and beyond, an excellent place to start is the SOI Consortium’s Fully Depleted Technology Symposium.
As a member of the design and manufacturing communities, this is your chance to see and hear what industry leaders are actually doing. Planar? FinFET? The Consortium’s been doing these symposia during major conferences for going on four years now, and lively debates always ensue.
This next FD Tech symposium happens the first day of the IEEE’s IEDM conference in San Francisco – Monday, December 10th at 8:15pm. Conveniently, it’s also taking place in the same building – at the SF Hilton.
Top technologists from STMicroelectronics, ST-Ericsson, IBM, ARM, Altera, LETI, Soitec, MEMC and others will be debating comprehensive Fully-Depleted Technology solutions.
But perhaps most importantly, we’re going to get the first product-level benchmarking results of 28nm FD-planar for mobile SoC and FPGA applications. That’s silicon proof straight from the companies who are doing it.
Here’s a peak at the presentations planned for the symposium:
The presentations will be followed by a Q&A.
Admission is free, but space is limited, so you must reserve in advance – click here to go to the special registration site.
To recap, it’s the:
Fully-Depleted Transistors Technology Symposium
Hilton San Francisco Union Square Hotel (333 O’Farrell St.)
Monday, December 10th, 2012
8:15pm to 10:30pm
Food & refreshments will be provided.
We won’t all be in San Francisco, so if you can’t get there, the presentations will be posted on the SOI Consortium website (you can also get the presentations from previous events there, too, as well as excellent white papers).
If you do go and want to share your reactions on Twitter, use #FDchipTech and @soiconsortium.
This will be a great event – don’t miss it!