Honeywell has worked with the top EDA tool vendors to develop the SOI process design kits (PDKs) needed by both in-house designers and foundry customers. Rick Veres, Honeywell EDA Manager, explains.
For digital rad-hard ASIC design, we worked with Synopsys to adapt the Pilot Design Environment to our process. The environment supports their entire RTL to GDSII flow, including all their synthesis tools, place and route, insertion and so forth—the standard industry flow. Our SOI cell libraries are all radhard optimized for commercial, military or satellite applications.
Honeywell provides mixed signal/analog SOI devices and cells to support a broad range of customer’s mixed mode ASICs. The design environment maintains all the digital capabilities while supplying analog cells and SRAM for true mixed signal ASICs. The design flow and associated Design Kits are supported for Cadence mixed signal tools.
For RFIC design and simulation, Honeywell’s SOI fab processes are supported by Cadence (Tality) PDKs, including RF Spectre.
For high temperature SOI CMOS, the Cadence PDK full-custom development library supports Cadence schematic capture, simulation, layout and verification tools.
Mentor Graphics has been very instrumental in helping us develop our SOI capability in their Calibre tool. We use Calibre to verify designs before we run them in the fab. There are some nuances that a user doesn’t see, that as a developer we do. For example, we have twice as many rules we have to implement and check in SOI versus standard bulk. But the complexity is all on the developer side. The user just runs it—it’s transparent to them. Mentor Graphics has done some significant and impressive work for us.
You must be logged in to post a comment.